FutureWiz
loading...
Thank you for your query. We will reply to you at the earliest.

100M

Products >> Verification IPs >> 100M

100M Verification IP

 Truechip’s 100M Ethernet Verification IP provides an effective & efficient way to verify the components interfacing with Ethernet interface of an IP or SoC. Truechip’s 100MG Ethernet VIP is fully compliant with IEEE standard 802.3 specification. This VIP is light weight with easy plug -and- play interface so that there is no hit on the design cycle time.

Key Benefits

  • Available in native SystemVerilog (UVM/OVM/VMM) and Verilog.
  • Unique development methodology to ensure highest levels of quality.
  • Availability of various Regression Test Suites.
  • 24X5 customer support.
  • Unique and customizable licensing models.
  • Exhaustive set of assertions and cover points with connectivity example for all the components.
  • Consistency of interface, installation, operation and documentation across all our VIPs.
  • Provide complete solution and easy integration in IP and SoC environment.

Features

  • Supports standard MII (Media Independent Interface) interface.
  • Supports Full Duplex operation.
  • Supports MMD block in all Physical sub-layers.
  • Provides STA controller to configure the MMD blocks.
  • Supports all types of error injection and detection.
  • On-the-fly protocol checking using protocol check functions.
  •  Performs 4B/5B encoding and 5B/4B decoding.
  • Supports Serialization/Deserialization of code groups.
  • Supports Mapping of Transmit, Receive, and Carrier Sense mechanisms between MII and PMA.
  • Supports block distribution according to Ethernet frame format.
  • Performs Clock Data Recovery (CDR) operation on incoming data from below Sub-layer.
  • Supports NRZI (Non-Return-to-Zero Inverted) Encoding.
  • Supports Fault Detection and Fault Signaling.
  • Supports carrier detection and link integrity monitoring.
  • Provides configuration in monitor for both error injection and normal test cases.
  • Provides scoreboard for endpoint verification.
  • Support clock and data recovery for all Phy sublayers.
  • Provides local loopback & Remote Loopback to/from the service interfaces.
  • Callbacks in RS and Phy layers to provide user control.
  • Graphical Protocol layer analyzer shows Ethernet data for easy debugging

Deliverables

  • 100M Ethernet Master/Slave
  • 100M Ethernet BFM/Agents for :
    • MAC + RS Layer
    •  PLS Layer
    • PMA Layer
    • PMD Layer
  •  100M Ethernet Layered Monitor and Scoreboard
  •  Integration Guide, User Manual and Release Notes
  •  Test Environment & Test Suite :
    • Basic and Directed Protocol Tests
    • Random Tests
    • Error Scenario Tests
    • Coverage Tests
    • User Test Suite
Download the Product Brochure from here